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In modern transceiver architectures, quadrature local oscillator signals are 
required for performing image-rejection or vector modulation and demodulation. 
There are mainly three different methods to generate quadrature signals on chip, a) a 
differential oscillator followed by a quadrature divided-by-two divider, b) using a 
polyphase filter, and c) quadrature voltage-controlled oscillator (QVCO). The former 
two methods have the drawbacks of low operating frequency and high insertion loss. 
Therefore, it is common to generate quadrature signals from the mutual coupling 
between two differential oscillators as in QVCO design. 
However, the coupling mechanisms used in QVCO, such as parallel-coupled 
and series-coupled are found to suffer from several drawbacks. The oscillator output 
at the fundamental frequency suffers from poor phase noise performance and lower 
oscillating frequency due to the presence of the extra coupling transistors. 
Super-harmonic coupling using a transformer to couple the second harmonic of two 
oscillators alleviates the above problems at the cost of chip area. 
i 
This thesis presents the design of a fully-integrated QVCO using CMOS 
technology for low-voltage, low power and high-frequency operation. The proposed 
QVCO employs the super-harmonic coupling through the back-gate injection instead 
of a transformer. The main objective of the proposed QVCO design is to develop a 
coupling mechanism without extra coupling transistor to generate qradrature signals. 
Also, this mechanism should benefit both the QVCO noise performance and higher 
oscillation frequency. For demonstration, the proposed QVCO is designed to operate 
at 5-GHz frequency range and is fabricated using 0.35|j,m standard CMOS process. 
Experimental results show that the QVCO core consumes 4mA at 1-V supply voltage. 
The measured phase noise is - l l ldBc/Hz at 1-MHz offset. The figure-of-merit (FoM) 
of the QVCO is 179dBc/Hz. The quadrature accuracy of the QVCO is verified by 
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The market of mobile communication has expanded world-wide over the last 
decade. The evolution in microelectronics played critical roles in the boom of mobile 
communications. Much research has been focusing on the fully integrated solution of 
transceiver for various wireless applications, such as GSM, GPS and Bluetooth. 
Different circuit blocks in the radio frequency (RF) front-end including phase-locked 
loop, low noise amplifier and mixer, can now be implemented on-chip using 
complementary-metal oxide semiconductor (CMOS) technology. The growing 
demand from end-user applications like video-streaming and wireless data-link 
requires higher data -rate wireless connection which pushes operating frequency up 
to the 5 GHz range. IEEE Wireless Local Area Network (WLAN) offers standards 
like 802.11a to support higher data-rate at 5-GHz ISM band. 
Meanwhile, continuing advances in the CMOS technology have allowed 
low-cost realization of transceiver designs in the multi-gigahertz frequency range. 
Lower cost per unit is the main drive for fully-integrated design including the 
voltage-controlled oscillator (VCO). However, the design of fully-integrated VCO is 
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not easy since there is no systematic design flow from specification to 
implementation. One of the main obstacles for designing high performance VCO is 
the low quality factor (Q-factor) of on-chip inductor due to the substrate loss. The 
resonator constructed by the low Q-factor inductor could affect the performance of a 
VCO in terms of poor phase noise. 
Quadrature signals can be obtained on chip mainly by three different 
approaches, a) a differential oscillator followed by a quadrature divided-by-two 
divider, b) using a polyphase filter, and c) quadrature voltage-controlled oscillator 
(QVCO). The former two methods have the drawbacks of low operating frequency 
and high insertion loss respectively. Quadrature outputs can be obtained by 
employing proper coupling between two differential VCOs. A quadrature VCO 
(QVCO) consists of two differential VCOs and a coupling network. Due to the 
additional active devices embedded in the coupling network, overall performance of 
QVCO such as phase noise is inherently degraded in compared to differential VCO. 
In addition, the supply voltage of integrated circuits based upon advanced CMOS 
technologies must also be proportionately reduced so as not to damage the thin 
gate-oxide layer of the active devices. The reduced supply voltage poses new 
challenges in QVCO design with stacked transistors. The output voltage swing of a 
VCO therefore is limited by the supply voltage, which leads to degraded phase noise 
2 ‘ ‘ 
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performance of a VCO. The stringent phase noise requirement in LO design implies 
the need of a new coupling architecture which can operate at reduced supply voltage 
and consumes less lower power. 
In this work, the design of a QVCO using novel coupling method with the 
second harmonics is presented. By this method, QVCO can be designed for low 
voltage and low power applications, while at the same time operating at higher 
frequency. As part of the research, a fully-integrated QVCO based upon the proposed 
superharmonic coupling method is implemented using 0.35um standard CMOS 
technology. 
1.2 Receiver Architecture 
The traditional superheterodyne receiver down-converts a RF signal to baseband 
in two or more mixer stages. A mixer in each stage down-converts the received 
signals to an intermediate-frequency (IF) for amplification and finally demodulation. 
The IF is defined as |/切 一 • The main disadvantage of superheterodyne receiver 
is the image problem. After down-conversion, image signal falls into the same 
frequency as the desired signal. Figurel-1 shows the image problem for low-side 
injection. The image frequency, fm, locates at one IF frequency apart from the LO 
frequency (//似 二/lo 一///^  = 一 2//") for low-side injection. Image rejection 
• 3 • 
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and channel selection are therefore required to attenuate unwanted signals before 
mixing. These processes require high quality-factor (Q-factor) resonators and 
multiple resonators in order to meet the stringent filter requirements. The low 
Q-factor of on-chip inductors results in prohibitively high passband insertion loss for 
multiple-poled integrated LC filters. Furthermore, since monolithic inductors and 
capacitors require large die area, these LC filters can become excessively large for 
on-chip integration. 
f|F f丨M t o R^F frequency 
< f " f > 
'IF 'IF 
Figure 1-1 Image problem in superheterodyne receiver 
1.2.1 Zero-IF Receivers 
An alternative to the multi-stage superheterodyne approach is to down-convert 
the signal directly from RF to baseband, i.e. fio = /rf or fy = 0. This approach is 
known as zero-IF, direct conversion, or homodyne [ 1 ][ 2 ]. Since the signal is its 
own image, image rejection filters can be completely eliminated. In addition, channel 
selection can be performed at baseband, further reducing filter requirements. The 
-
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elimination of off-chip filters allows zero-IF receivers to attain a higher level of 
integration for the RF front-end. 
Despite the above advantages, zero-IF receivers present several obstacles 
making them challenging to implement [ 3 ]. One of these problems is known as 
self-mixing. LO leakage may be transmitted to the RF input of the mixer through the 
LNA, the IC package, or the antenna. Since the LO is at the same frequency as the 
RF signal in direct-conversion receiver, the LO leakage may be picked up and 
amplified by the LNA, and mix with the strong LO signal to create a DC offset. 
Self-mixing can also occur when a large interferer leaks from the RF path to the LO 
input of the mixer. These DC offsets may be difficult to eliminate; in some cases they 
may vary with time due to changes in the LO reflections or interferers as the receiver 
itself or objects in the surrounding environment move. 
In addition, low frequency noise makes it difficult to achieve low noise figure in 
zero-IF receivers. The low frequency noise of transistors is called "1//"noise" because 
it has a 1// slope versus frequency. For Zero-IF, this results in higher receiver noise 
figures because the output frequency of the mixers lies within the 1// noise region. 
More noise at the receiver output requires more gain and lower noise figure in the 
components at the input to attain the required overall noise figure for a particular 
application. 
• 5 
Chapter 1 Introduction 
Another implementation challenge for zero-IF receivers is in-phase and quadrature 
(I/Q) mismatch. Direct conversion requires the signal down-converted into separate I 
and Q channels to recover the negative and positive frequency components of the 
signal. If the gain and phase of these two channels are not identical, the output of the 
receiver will have an I/Q mismatch, resulting in errors for the recovery of the 
transmitted data. 
1.2.2 Low-IF Receivers 
The low-IF receiver is an alternative to the zero-IF receiver which avoids the 
problems of DC offsets and 1// noise，but still allows a high degree of integration 
[ 4 ][ 5 ]. As in a superheterodyne receiver, the RF and LO inputs to the 
down-conversion mixer of a low-IF receiver differ in frequency by a non-zero IF. 
However, low-IF receivers have an IF low enough to be easily sampled by an 
analog-to-digital converter (ADC). Once in the digital domain, the signal can be 
filtered and converted to baseband using a DSP. 
On the other hand, low-IF receivers, while avoiding DC offset issues, have the 
same image problem as superheterodyne architecture. To deal with the image problem, 
Hartley and Weaver architectures can be used for low-IF receivers to avoid the need 
— 6 “ ： 
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for expensive off-chip image-reject filters. These image rejection architectures are not 
typically used for conventional receivers due to design limitations involving the 
bandpass and lowpass filters. Inductor and capacitor values for passive filters at the IF 
are too large to be implemented on-chip, so operational amplifier based active filters 
should be used. However, IF frequency in superheterodyne receiver exceeds the unity 
gain frequency of standard operational amplifiers. By decreasing the IF to a suitable 
range for the operational amplifier, active filters can be used in low-IF receivers to 
implement either the Hartley or Weaver image rejection architectures. 
1.2.2.1 Hartley Architecture 
— p P ^ ~ — — 
COS(O)Lyt) 1 r 
siii(cou>t) I 
1 
Figure 1-2 Hartley image-reject receiver 
The Hartley architecture employs quadrature mixers that separate the signal into 
I and Q channels, as shown in figure 1-2. The branches undergo a relative 90�phase 
shift and the two channels are summed to produce an image-free output. This is 
implemented in practice with a RC-CR or polyphase network. 
“ 7 “ ‘ 
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Assuming low-side injection, the input is x{t) = Acos(co^t) + Bcos{a>^J), 
where co^ ^ = co汁-IcOj^ and ^y,, is the signal frequency. After mixing with the 
quadrature LO，the output of the low-pass filters is: 
^I,LPF (0 = - r/ - � L O y + - ^O^i^LO - � i J t ( 1 .1 ) 
^ B 
XQ,LPF (0 = - ^HcOrf - � LO X " " ^'^^(^LO — ^in, )t ( 1 .2 ) 
A phase shift 90° of is introduced, by making use cos(^y + 90°) = sin{co), and 
equation (1.1) becomes 
^ B 
Xj,90 (0 = - � L O + - s i n K o - co如)t ( 1.3) 
Finally, summing equations (1.2) and (1.3) results in an image-free output: 
Xip(0 = - c o � ) t 
The image rejection ratio (IRR), a measure of the receiver's ability to suppress 
images, depends on the accuracy of the 90�phase shift over signal bandwidth and the 
gain balance of the I and Q channels. 
“ 8 ‘ ： 
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1.2.2.2 Weaver Architecture 
COS(COLyit) COS(COLO:1) 7 + 
sin(coioit) sin((f)io?t) <‘-
Figure 1-3 Weaver image-reject receiver 
The Weaver architecture also has quadrature mixers to separate I and Q 
channels, but uses two IF stages, as shown in figure 1-3. A second set of mixers is 
used to process the image through the I and Q channels so that it is cancelled out at 
the output summer at the second IF. Illustrated in figure 1-3, the spectrum at point A 
is convolved with j[5{co + cOj^q^ cOloi )] / 2，yielding at point C the 
translated replicas with no factory. Similarly, the spectrum at point B is convolved 
with j[S{co + cOloi ) + �wi)]丨 2 and hence is translated both up and down in 
frequency. Subtracting the spectrum at point C from that at point D, the replicas of 
the image that fall in the band of interest cancel each other, yielding the desired 
signal with no corruption. The IRR of the Weaver architecture depends on the gain 
and phase balance of the I and Q channels. 
9 ： 
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1.3 Image-rejection ratio 
Due to the limitation of the measurement set-up, it is difficult to measure the 
phase accuracy in time domain at GHz frequency range. Instead of directly 
measuring at the oscillator output in time-domain, the image rejection ratio (IRR) is 
measured at frequency-domain to access the phase accuracy. The relationship 
between IRR and phase error is denoted by 
燃 = ( • 广 (14) • 
where AA/A is the relative gain mismatch 
6 is the phase mismatch 
By using a single-sideband (SSB) mixer, the phase accuracy of a quadrature LO 
signal can be evaluated by measuring the desired band and image band signals in the 
up-converted frequency band. Figure 1-4 shows the relationship between IRR and 
phase error with different relative gain mismatch. 
— 10 ‘ 
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Image rejection ratio (IRR) 
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Figure 1-4 IRR caused by phase and amplitude mismatch 
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1.4 Thesis Organization 
Chapter 1 discusses the motivation of this work and the importance of quadrature 
LO signal in modern transceiver architecture. Chapter 2 presents the basic oscillator 
theory and the implementation of on-chip components such as varactor and inductor. 
Two different phase noise models are also discussed in this chapter. Chapter 3 
describes different topologies of fully-integrated oscillator, followed by conventional 
QVCO designs and their drawbacks. A new QVCO design - using back-gate 
superharmonic coupling is proposed with in-depth discussion on circuit design and 
layout consideration. For comparison, simulation results of both proposed and 
parallel-coupled QVCO are presented. Chapter 4 describes the experimental results 
of the proposed and conventional QVCO. A comparison with recently published 
works is also provided. Finally, conclusions are given in chapter 5 with the 
recommendation for future research. 
- ： 
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Chapter 2 
Fundamentals of oscillator 
2.1 Basic Oscillator Theory 
Barkhausen's two-port model of an oscillator represetns the LC-VCO as an 
active element or amplifier G and a feedback network H, as shown in figure 2-1， 
where the G{VJo)) represents the transfer function of the amplifier as a function of 
the input amplitude and angular frequency, and H{jo)) is the transfer function of the 
feedback network as a function of frequency. An oscillator must satisfy the 
Barkhausen's criteria in order to maintain the stable oscillation. 
HGco) ^ _ 
V H -
Figure 2-1 Two-port oscillator model 
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Obviously, when Vq is small, G can be considered as a linear function, 
VouT = G{j(D)V^ and V, = (2 .1) 
With 
(2.2) 
the transfer function of the complete feedback network is calculated as: 
VoUT = 
VjN 1-H{Jcd)G{JCD) . 
which is unstable if 
\H{jcolG{jco\ >1 (2 .4) 
As long as the left-hand side of the above expression > 1,oscillation amplitude will 
grow. Due to non-linear and saturation effects of the amplifier, steady-state amplitude 
will be reached when: 
\H{jco\\G[j(D\ = 1 (2 .5) 
and for the phase 
① G ( y « ) + ① 几 众 k = l . . . n ( 2 . 6 ) 
where ⑴）and ①““.，）are respectively the phase of G{VJco) and H[jco). 
Equations (2.5) and (2.6) are known as Barkhausen oscillation criteria. 
“ 14 r 
Chapter 2 Fundamentals of oscillator 
2.2 Varactor 
Varactors are variable capacitors used to change the resonance frequency of a 
LC resonator. There are different types of varactor, e.g. junction diode and MOS 
varactor. One of the main parameters for varactor is the C^ax / C—, which is the ratio 
to determine the tuning range. Since junction diode features a small Cmax/C_, MOS 




f f / V 
门+ 老Cd ^ 
1 D 
Figure 2-2 A cross-section of an accumulation MOS varactor 
Figure 2-2 shows a cross-section of an accumulation-mode MOS varactor[ 6 ]. 
In this type of varactor, the drain/source and the n-well have the same doping type. 
Cox is the gate oxide capacitance and Cd is the variable depletion region capacitance, 
thus the variable capacitance, Cv, between the nodes Vg ang Vb can be obtained by 
“ “ 15 “ ： 
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丄二丄+丄 ^ 
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Figure 2-3 Characteristic of an accumulation-mode MOS varactor 
Figure2-3 shows the capacitance variation of an accumulation-mode MOS 
varactor. As Vg increases, the capacitance varies due to the transition from depletion 
to accumulation. At low Vg, the capacitance of depletion layer and the gate oxide 
capacitance are in series, resulting a small value of capacitance. At high Vg, the 
device is in accumulation and the capacitance determined by the gate oxide is in 
large value. The model of the accumulation-mode MOS varactor is shown in 
figure2-4, where the Rs is the series resistance of the MOS varactor, C is the 
gate-bulk capacitance of a varactor, Dw is the diode in depletion capacitance of the 
well, and Rw is the series resistance of the well. 
16 “ ： 
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Vg C Vb 
O L ^ O 
2 工 D w 
Rw 
T 
s u b s t r a t e 
Figure 2-4 Model of accumulation-mode MOS varactor 
2.3 Inductor 
Inductors can be realized using bondwire or on-chip spiral inductor. The 
bondwire together with the varactor can form a LC resonator. However, the 
disadvantages of a bondwire inductor are the inductance variation due to the 
tolerances of the bonding process and questionable manufacturability. Therefore, 
on-chip spiral inductor is chosen for integrated oscillator design. 
Spiral inductors are usually implemented by using the top metal layers of the 
process. They can come into different layout structures: squared, octagonal and 
circular, as shown in figure2-5. Due to the design rule of the foundry, the only 
structure available is the squared spiral inductor. The inductance of a spiral inductor 
depends on a number of parameters including the length, the width and the thickness 
of the metal, the winding spacing and the number of turns[ 7 ]. In [ 8 ], the 
• 17 ： 
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inductance of a spiral inductor is estimated using following equations. 
L = ^ I n ( 二 ) + C3厂+ C4/72 (2 .8 ) 
2 L P � 
J d„u, + d�„ 
� - 2 
where dout and are the outer and inner diameter respectively, 
p is the fill factor, 
n is the number of turns, 
C], C2, C3, C4 are the coefficient obtained by measurement, i.e. for square 







Figure 2-5 Spiral inductor layout (a) squared (b) circular (c) hexagonal (d) octagonal 
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Accurate modeling of a spiral inductor is difficult and time-consuming. A 
testchip of different values of spiral inductor occupying large chip area can be used 
to extract the lumped model from its measured parameters. Figure2-6 shows a 
兀-model of a spiral inductor. The parameters in the lumped model are described as 
follows: 
• L is the inductance 
• Rs is the series resistance associated with the metal line and its value depends 
on the sheet resistance of the metal layer 
• Cl is the capacitive coupling between the turns of the inductor 
• Cox is the parasitic capacitance between the inductor and substrate 
• Csub is the capacitance in the substrate 
• Rsub is the ohmic losses in the substrate 
Fortunately, given the layout of a spiral inductor, fast and acceptable models can be 
obtained by some simulators, e.g. ASICTIC and FASTHENRY[ 9 ]. 
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Figure 2-6 Ti-model of a spiral inductor 
The main disadvantage of using on-chip spiral inductor is its low value of 
quality factor. The main reasons for low Q-factor are the substrate loss and eddy 
current in the low resistive substrate. To improve the Q-factor of a spiral inductor, the 
low resistive substrate underneath the spiral inductor can be etched away. However, 
this method is not cost-effective and another solution is to use patterned ground 
shield (PGS)[ 10 ]. The shield provides a shorted path to ground to prevent the 
inductor electric field from reaching the substrate eliminating energy dissipation. A 
solid conductive ground shield between the spiral and the substrate is quite effective 
for this purpose. However, image current in the shield, induced by the magnetic field 
of the inductor, flows in a loop with opposite direction to the main current, creating a 
negative mutual coupling effect to reduce the net magnetic field and thus the overall 
inductance. Narrow slots orthogonal to the spiral, patterned into shield as shown in 
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figure 2-7, act to disrupt the path of the induced loop current and prevent this 
negative mutual coupling. An important negative side effect of the PGS is the 
additional parasitic capacitance between the inductor and the shield, which acts to 
increase the capacitor loss factor severely[ 11]. 
I IE 
m 
Figure 2-7 Patterned ground shield for spiral inductor 
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2.4 Phase noise 
The output of an ideal oscillator output is a periodic sinusoidal waveform, and it 
can be expressed as = However, there is a phase fluctuation in the 
output signal, such that v„ = Asm(coJ + (p{t)). The phase shift (p(t) is called phase 
noise in frequency domain and jitter in time domain. The oscillator shows the 
presence of phase noise in the output spectrum in the "skirt" shape instead of an ideal 
single frequency component, as shown in figure 2-8. Phase noise is usually expressed 
as the ratio of power at a particular offset frequency from the center frequency to 
power at the center frequency. And the noise power is measured in a 1 -Hz bandwidth 
at the frequency offset from the carrier. 
Noise power in 1 Hz bandwidth at � + A a; 
L{^co) = : ： 
Total carrier power at co^  
Phase noise is usually expressed as L(A(jo) and the units of phase noise are dBc/Hz. 
• g f carrier 名“ carrier 
% I ， i‘ i 
noise 1 
skirt I \ yv 
• L _:r： ^ 
lOo frequency � � f r e q u e n c y 
Figure 2-8 a) Ideal oscillator output spectrum b) Practical oscillator output spectrum 
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Phase noise is one of the most important parameters in the oscillator design. In a 
receiver, the phase noise deteriorates the signal to noise ratio after down-conversion, 
as illustrated in figure 2-9. The interfering channel is also down-converted and the 
associated noise will fall within the bandwidth of desired signal. 
J \ ‘� in ter ferer 
\ desired a 
•‘ signal T • 
1 ^ 
� 0 frequency 
i i 
' ] interferer 
desired A J I 
� Q frequency 
Figure 2-9 Down-conversion of a signal with an interferer in a receiver 
Modeling of phase noise in oscillator help circuit design to estimate the circuit 
performance and provide insights to design trade-offs. In fact, generation of phase 
noise in an oscillator is a complex process due to the non-linearity of active and 
passive devices. There are several models of phase noise proposed in different 
literature and some of the widely accepted phase noise models are described in the 
next session. 
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2.4.1 The Leeson's phase noise expression 
Leeson[ 12 ] proposed an expression for the phase noise of a resonator-based 
VCO. The phase noise of an oscillator can be calculated using the following 
expression: 
2FkT ( 0) V ( 么〜3 ) 
Z(A^) = 1 0 1 o g ^ 1+ ^ 1 + + (2 .9) 
Psi, ^ Aty � L � J 
where Q is the loaded quality factor of the resonator, -
Aco is the angular frequency offset, 
coo is the center frequency, 
F is the empirical excess noise factor, 
Psig is the power of output signal, 
A(Oi/f is the flicker noise corner frequency, 
k is the Boltzman's constant, 
T is the absolute temperature 
In equation (2.9)，phase noise of an oscillator can be divided in two regions of 
1// and 1// in which the phase noise deceases at 20dB and 30dB per decade 
respectively. From the expression, the phase noise can be reduced by increasing 尸神 
and Q. The output power or output amplitude of a practical oscillator is limited by 
the power supply voltage. Therefore, the loaded quality factor of the tank plays a 
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crucial role in the phase noise and a lot of effort has been put in order to increase the 
loaded quality factor in RF circuit design. 
The main disadvantage of this model is the empirical factors of F and Acoi/f. 
These two factors can only be obtained by measurement and this model provides no 
insight about them in circuit design. Also, it is worth to mention that the flicker noise 
corner frequency of an oscillator is not same as the device flicker noise corner. 
2.4.2 Linear model 
The linear LC oscillator model shown in figure 2-10 can provide insights to the 
Leeson's phase noise expression. 
« 
In out 
^ ^ ^ / Mout 
gm > • O p — f • 
i P ) Rpj Cp 
Figure 2-10 Linear LC oscillator model 
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The impedance of the parallel circuit of Rp, Lp and Cp is expressed as 
= (2.10) 
where 
v = 丄 〜 （2.11) 
The closed-loop gain HdOco) in figure 2-10 can be written as 
綱 ( 2 . 1 2 ) 
Substitution of (2.10) in (2.12) yields, 
H,{jco)= (2 .13) 
Since the interested frequency range is near oscillation frequency, 
« ( 0�化 , and v can be simplified to {；2Aco�丨〜.Substitution of the gain 
condition of oscillation，g^R^ =1 , and v = 肌 . i n (2.13) leads to a 
simplified expression for //,,/ + Ao)))， 
Hci U � � � s c + = ^ ~ ~ (2 .14) 
冗Qp 
The output noise current ( can be calculated as 
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_ / \ 2 
⑴ 。 = 巧 ^ ( 2 . 1 5 ) 
V ^ P 
The output noise current can be obtained with noise current = to 
account for the excess noise factor F. 
f \2 
TT"/ ./ A �� 4kFT c o � � r 
《 禽 = 命 （2.16) 
p \ ^p / 
This noise is composed by both phase and amplitude noise. Therefore, phase 
noise of the oscillator is calculated as 
UJ^co、：~^  ^ (2.17) 
^carrier 
Substitution (2,16) to the above phase noise expression, 
\AkFT( y 
2 Rp 2QAco 
L(Aco) = ^ ‘ “ (2.18) 
I carrier 
with = ilrrier^p 
… � 2 k F T ( Y 
L(ACD) = - — (2.19) 
Psig⑷叫 
which is identical to the 1/co^  portion in Leeson's phase noise expression. 
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2.4.3 Linear Time-Variant phase noise model 
Some of the problems with Leeson's model are solved by the Linear 
Time-Variant (LTV) model formulated by A. Hajimiri and T.H. Lee[ 13 ]. An 
important property of oscillators which is not accounted for in the Leeson model is 
the time variance and cyclo-stationary nature of noise. The response of an oscillator 
to device noise depends on which points in the period of oscillation this noise is 
applied. Rather than being time invariant, this observation indicates that LC 
oscillators are time-varying systems. This fact is illustrated in figure2-9 for an ideal 
oscillator. 
i k A 
^ I 
(a) (b) 
Figure 2-11 Phase impulse response of the ideal oscillator topology 
The figure shows that different responses of an ideal oscillator to an impulse 
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applied at a point near, (a) a voltage maximum and, (b) a zero crossing of the output 
signal. In figure 2-11 (a), it is noticed that when the impulse is applied, there is abrupt 
increase in the amplitude with little or no change in the phase of the sinusoidal 
waveform. Given the fact that all oscillators have some amplitude limiting 
mechanism, this change in the output voltage magnitude is removed and there is no 
phase noise. On the other hand, in figure 2-11(b), there is maximum change in the 
phase but little or no change in the amplitude of the output signal. Thus, it can be 
concluded that the oscillator is most sensitive to noise at the zero crossing or 
alternatively, when the amplitude of the output signal is at its mean value. In general, 
noise impulses occur throughout the period of oscillation and thus, there is always a 
combination of amplitude and phase perturbations. The response or susceptibility of 
the oscillator is defined by what is called an impulse sensitivity function (ISF),厂. 
This function is obtained from simulations in HSPICE or SpectreRF by applying a 
series of small impulses at regular intervals within a period of oscillation and 
measuring the change in phase produced. The result is used to calculate the phase 
noise of the LC oscillator using the equation below: 
LiAo)) = 10log � " ‘ \ ( 2.20 ) 
where F is the rms value of impulse sensitivity function 
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q^ax is maximum charge swing 
/A/ is noise current power spectral density 
Aco is the offset frequency from carrier 
Note that there is no empirical factor which can only be obtained by 
measurement. Every term in (2.20) can be obtained by hand calculation and 
simulation. This is an obvious advantage over Leeson's formula. However, LTV 
model requires a lot of simulation time which increases with number of components 
and noise sources. 
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Fully-integrated CMOS Oscillator 
Design 
3.1 Ring oscillator 
Fully integrated oscillator implemented using CMOS technology is mainly divided 
into two groups: ring oscillator and LC oscillator. Ring oscillator[ 14 ][ 15 ] is firstly 
implemented on-chip due to its simple structure. A CMOS ring oscillator is 
composed by inverters using active elements only. The schematic of ring oscillators 
is shown in figure 3-1. 
(a) 
r v N [ X 卜 
(b) 
Figure 3-1 (a) Single-ended ring oscillator (b) differential ring oscillator 
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Odd number of inverters are connected in series and the output of the last 
inverters is feedback to the input of the first inverters. The oscillating frequency of 
the ring oscillator depends on the time constant (x) in each inverter stage. Time 
constant of each inverter stage is dominant by the inverter output impedance (7/g,„) 
and gate capacitance (Cg). 
S m 
The period of the oscillation is 2N/T since the signal passes through the odd 
number (N) of inverters twice and get back to its original value. In order to make the 
oscillating frequency tunable, the oscillating frequency can be varied by controlling 
the bias current (Ictri) of the ring oscillator. The relationship between bias current and 
oscillating frequency can be obtained by 
, = I Ctrl 
一 
Ring oscillator can also be implemented with even number of differential gain 
stage as shown in figure 3-1(b). 
Since the oscillating frequency of ring oscillator is determined by the time 
constant of inverters, ring oscillator can operate at a higher frequency with more 
advanced technology due to the reduced gate capacitance and larger 
transconductance with given bias current. However, the main disadvantage of ring 
oscillator is its inherent poor phase noise performance. This is because there are more 
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active devices contributing noise to the output but no filtering to suppress the noise at 
the frequency of interest. Therefore, oscillator based on LC-tank is dominant in 
low-noise applications and the principle of operation will be described in the next 
section. 
3.2 LC oscillator 
Oscillator based on LC-tank architecture is widely adopted in RF applications 
due to its low-noise feature[ 16 ][ 17 ]. Schematic of LC oscillator is shown in 
figures-2. There are two main parts in a LC oscillator: the LC-tank resonator and the 
negative resistance. This section discusses both parts based on the trade-offs between 
different oscillator design parameters. 
o 
Vout- /tf 丄」f Vout+ 
•J 
Vblas - I r 
Figure 3-2 A schematic of a LC oscillator 
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3.2.1 LC-tank resonator 
LC oscillator cannot be fully integrated without the on-chip inductor and 
capacitor. LC-tank is the most important element in this kind of oscillator since its 
parameters affect the oscillator performance greatly in terms of phase noise and 
tuning range. 
High-Q MOS varactor can be easily obtained in CMOS process but it is not the 
case for the spiral inductor, so the Q-factor of a LC-tank is mainly limited by the 
spiral inductor. LC-tank is lossy in real implementation due to the parasitic resistance 
associated with spiral inductor and MOS varactor. The model of a lossy LC resonator 
can be transformed to an equivalent LC-tank model with a parallel resistance, as 
shown in figure3-3. 
L “ 
|T 怜 
RsJ ^ Figure 3-3 Conversion of a LC-tank to a equivalent parallel model 
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The equivalent parallel resistance depends on the quality factor of LC-tank and 
the inductor value as 
Rp = QcoL 
Therefore, the equivalent parallel resistance can be increased by increasing the 
quality factor or the inductor value. The consequence of larger parallel resistance is 
larger output amplitude. The output amplitude of the LC oscillator in figure3-2 can 
be estimated as 
_ 4 
^out = —R pi bias 
n 
where I bias is the bias current of the LC oscillator. Since the phase noise is the ratio of 
output noise to output signal power, lower phase noise can be expected by simply 
using a larger inductor value[ 18 ]. However, the output amplitude cannot increase 
with the inductor value without limit and is bounded by the supply voltage 
ultimately. 
Besides the inductor value, the capacitance value is also another important 
parameter that determine the oscillation frequency, such that f = l/^L^C . To 
operate at high frequency, small value of inductor should be implemented in the 
oscillator design. Furthermore, the tuning range of a LC oscillator is determined by 
the varactor tuning ratio (AC/C). For a given application, the tuning range and 
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hence the varactor size can be calculated. By using a smaller value of inductor, the 
tuning range of a LC oscillator is larger for a given operating frequency. 
Nevertheless, the inductor value plays a very important role in LC oscillator 
design. Larger value of inductor benefits the phase noise, but the operating frequency 
and tuning range for a given application limits the maximum value of inductance. 
3.2.2 Negative transconductance 
+ Vta . 
I < • I 
+lin I J "I hi 
• T 
M1 ‘ ^ M2 
Figure 3-4 Negative resistance of a cross-coupled pair 
As mentioned in previous chapter, the loss in the LC-tank is compensated by the 
negative resistance in order to maintain the oscillation. A cross-coupled pair of 
transistors can be used to provide the negative resistance. The negative resistance 
generation by the cross-coupled pair in figure3-4 is derived as follows: 
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K„ 二 V g ^ V g 厂 k - k (3.1) 
S ml S m\ 
4 = /.I = (3 .2 ) 
Substitute (3.2) into (3.1), and assume gml=gm2=gm to get 
J J 7 J 
(3 .3 ) 
S ml S ml S m 
V. 2 
= — ( � 
in S m 
J I I . J k J 
J p q 
_ _ _ n n n n _ 
I H ^ ' ^ L iKTiK ~ y ~ 
宁 o 申 
⑷ W (C) 
Figure 3-5 (a) NMOS-only VCO, (b) PMOS-only VCO, (c) complementary VCO 
There are three different kinds of cross-coupled pair structure: NMOS-only, 
PMOS-only and complementary cross-coupled pair using both NMOS and PMOS. 
Figure3-5 shows their schematic. NMOS-only and PMOS-only structures are very 
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similar. Both of them can operate at low supply voltage, but they are different in 
transconductance and phase noise performance. For a given bias current, 
NMOS-only structure can obtain a larger transconductance than PMOS-only. If 
PMOS-only structure is going to obtains the same transconductance，transistors 
should be sized about three times larger. This increases the paracitic capacitance at 
the VCO output, and hence reduces the tuning range. PMOS-only structure has the 
advantage of lower phase noise in \lf region due to the lower flicker noise of PMOS 
transistor[ 19 ]. Complementary cross-coupled pair has the most symmetric output 
waveform. Also, this structure lowers the power consumption by current-reuse. 
PMOS cross-coupled pair and NMOS cross-coupled pair is biased with the same 
current source and more transconductance can be generated with a given current. 
There are more transistors in the stacking, so this structure is not popular for low 
voltage design. 
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3.3 Generation of quadrature phase signals 
Quadrature signals can be obtained on-chip in different ways. By using a polyphase 
filter [ 20 ] as shown in figure 3-6 , quadrature signals can be obtained by injecting a 
differential signal into the input port. However, the phase accuracy of the quadrature 
signals generated highly depends on the matching of the passive elements. Also, the 
passive elements in a polyphase filter occupy large chip area. Another drawback is 
the high insertion loss. Since the polyphase filter consists of large resistance, the 
output voltage is greatly reduced due to the voltage divider. 
R 
r — V W ~ OUT_270o 
i N j r ——c 
1—Ayw-I ouT_oo 
i - ^ V W ^ om_9oo 
IN_180o —— 
r-AAAr-' OUT—180� 
Figure 3-6 The schematic of a polyphase fillter 
Another method to generate quadrature signals on-chip is using a differential 
VCO followed by a divide-by-two divider with quadrature outputs[ 21 ]. The 
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advantage of this method is the ease of implementation. However, the frequency of 
the quadrature signals is halved the operating frequency of the VCO. The halved 
operating frequency is the main drawback of this method since the trend of 
transceiver design is driven toward to higher operating frequency for higher data-rate 
transmission. 
QVCO generates the quadrature signals by applying injection locking to two 
differential VCOs[ 22 ][ 23 ][ 24 ]. This method is the most common way to generate 
quadrature signals in fully-integrated transceivers at RF frequency range. Detailed 
discussion of QVCO will be given in the next section. 
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3.4 Quadrature VCO topologies 
QVCO mainly consists of two differential VCOs and the quadrature signals can 
be obtained by the coupling between two differential VCOs. This section discusses 
different types of QVCO, such as parallel-coupled QVCO[ 22 ]，series-coupled 
QVCO[ 24 ]and superharmonic-coupled QVCO using transformer) 25 ]. 
3.4.1 Parallel-coupled QVCO 
Vdd Vdd 
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Figure 3-7 Schematic of a parallel-coupled QVCO 
The schematic of the parallel-coupled QVCO is shown in figure3-6. It 
consists of two differential VCOs and four coupling transistors. Each VCO is 
composed of a LC-tank to operate at given oscillating frequency and tuning range 
and a cross-coupled to compensate the loss in the LC-tank in order to sustain the 
~ “ “ “ 
Chapter 3 Fully-integrated CMOS 
Oscillator Design 
oscillation. The coupling transistors are connected in parallel fashion to the 
cross-coupled pair. Both the cross-coupled pair and the coupling transistor are biased 
with the same current source, so the current passing through these transistors and, 
hence their transconductane are determined by the transistor size. 
To obtain a qudrature phase in two oscillator outputs, the outputs of the first 
VCO are directly-connected to the second VCO through the coupling transistors and 
the outputs of the second VCO are crossly-connected to the first VCO. The 
generation of quadrature signals can be explained using the block diagram of the 
coupled VCO shown in figure3-8. Each oscillator is modeled by a positive feedback 
loop with open loop gain G, for i = 1,2. Their output are coupled to each other with 
the coupling coefficients Mi and M2. If both oscillators synchronize to a single 
oscillation frequency at co, in steady-state, the output of each oscillator must satisfy 
the following equations: 
(X + M,Y)G,Uco) = X ( 3 .5 ) 
iY + M,X)G,Uo)) = Y (3 .6 ) 
where Mi and M2 are scalars, and X and Y are the output phasors for oscillator 1 and 
2, respectively. Since the oscillators are identical, Gi=G2=G and Mi=-M2=M can be 
satisfied. Hence from (3.5) and (3.6), it can be shown that X^ = 0，and 
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therefore Jf = 士r. The outputs of two oscillators are in quadrature phase. It is worth 
to mention that the oscillation frequency of a coupled VCO is different from a single 
VCO. The new oscilation freuqewncy co can be found by substituting Jf = 士F back 
into (3.5) or (3.6) to give, 
(V + M,X)G,(Ja)) = Y 
where G(Jco) = Z(jco)G^ ,and ^{Z(jo))) = 土 tan—i M are the possible conditions 
for the oscillation. 
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Figure 3-8Model of a coupled VCO 
Although this QVCO topology is simple and straightforward, it has many 
drawbacks. The most obvious disadvantages are its high power consumption and low 
operating frequency. The transistor size of the four coupling transistors varies from 
one-third to same size as the cross-coupled pair in order to maintain sufficient phase 
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accuracy. Therefore, extra power is consumed by the coupling transistors. 
Furthermore, the parasitic capacitance associated with the coupling transistors lower 
the operating frequency and reduce the tuning range. 
The introduction of coupling transistors also degrades the phase noise 
performance of VCO. Not only due to the extra active devices add noise to the output, 
but it also shifts the oscillating frequency off the tank resonance. As shown in 
figure3-9, the output voltage of in-phase oscillator (Vout—I), is in-phase with the bias 
current (I_core)- In steady state, coupling transistor driven by the quadrature signal 
draws current (I—cp) from the same node as I一core. Therefore, the total current (/—如“/) 
passing through the LC-tank is the vector sum of these two components. In order to 
maintain the quadrature oscillation, a phase shift of cp res is provided by the resonator. 
And the oscillation will oscillate at the frequency off the tank resonance where the 
impedance magnitude of the LC-tank is largest. Hence, the output swing is reduced 
and the phase noise performance degrades. 
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Figure 3-9 Relationship between tank voltage and current in parallel-coupled QVCO 
As mentioned before, there are two possible solutions for the oscillating 
frequency in QVCO. [ 23 ] discussed that the asymmetrical frequency characteristics 
of an LC-tank will make one of the modes more dominant than the other, and hence, 
the QVCO will be able to operate stably at one of these modes only. However, [ 27 ] 
shows that bimodal oscillation behavior. This is called the frequency ambiguity. 
Depending on whether X leads or lags Y, the operating frequency of a QVCO will be 
totally different. 
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3.4.2 Series-coupled QVCO 
An alternative to parallel-coupled VCOs is the series-coupled QVCO [ 24 ] as 
illustrated in figure3-10. The coupling transistors are connected in series with the 
cross-coupled pair instead of connecting in parallel fashion. Like parallel-coupled 
QVCO, the output of the first VCO are directly-connected to the second VCO and 
the output of the second VCO is crossly-connected to the first VCO in order to 
generate the quadrature signals. The advantage of series-coupled QVCO is its better 
noise performance. Comparing with parallel-coupled QVCO, the phase noise of the 
series-couple QVCO is about lOdB lower [24] . 
It is shown in figure3-9 that there are three transistors stacking in the 
series-coupled QVCO, so the maximum output swing is one Vds less than the 
parallel-coupled QVCO. Besides the transistor stacking, the size of coupled 
transistors connected in series fashion should be made five times larger than the 
cross-coupled pair to get a better phase noise performance. The large coupling 
transistors lower the oscillating frequency due the large parasitic capacitance 
associated with them. Therefore, this topology is not suitable for low-voltage and 
high frequency QVCO design. 
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Figure 3-10 The schematic of a series-coupled QVCO 
3.4.3 QVCO with Back-gate Coupling 
In the previous two QVCO topologies, coupling transistors are required to maintain 
the quadrature phase relationship between two VCOs. In the case of housing the 
cross-coupled pair transistors in separate wells, their back-gate can be used as a 
coupling terminal. The schematic of QVCO with back-gate coupling is depicted in 
figure 3-11 [29]. The resistors Rb are added for the dc biasing of the bulk terminals 
and the capacitors Cb are inserted for ac coupling. Since applying coupling signal to 
the back-gate has the same effect as applying it to the gate, coupling can thus be 
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maintained without using any extra coupling transistors as in parallel-coupled 
QVCO. 
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Figure 3-11 Schematic of QVCO with back-gate coupling 
In contrast to parallel-coupled QVCO, the phase noise of the back-gate coupled 
QVCO is not degraded by variation in the transconductance of the coupling 
transistors. Comparing the series-coupled QVCO and parallel-coupled QVCO 
designs, this architecture consumes less power due to the absence of coupling 
transistors while the voltage headroom is not reduced. Moreover, the overall phase 
noise performance is expected to be the same as that of the conventional single 
transistor, since the 1/f noise of the transistor originates from the same location. That 
means the body-coupled transistor is added free of 1/f noise [29]. However, the extra 
parasitics added to the tank circuit cannot be avoided by using this topology. 
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3.4.4 QVCO using superharmonic coupling 
For the QVCO designs described before, neither the parallel-coupled nor the 
series-coupled QVCO are able to operate at high frequency. The reason for the low 
operating frequency is the parasitic capacitance associated with the coupling 
transistors at the output of the QVCO. In parallel-coupled QVCO, the coupling 
transistors contribute one-third of the parasitic capacitance and the case is even 
worse in series-coupled QVCO since the coupling transistor size is five times larger 
than the cross-coupled pair. Therefore, most QVCO using these two topologies 
operate at frequency range lower than 3-GHz. 
The second order harmonics can be extracted from the common-mode nodes. 
Also, the outputs of two VCOs run in qudrature phase when the common-mode node 
of two VCOs are driven differentially [25]. The anti-phase coupling is implemented 
by means of the coupled transformer shown in figure3-12. This type of QVCO is 
called superharmonic-coupled QVCO. 
• 49 “ 
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Figure 3-12 The schematic of a superharmonic-coupled QVCO using transformer 
Besides the higher operating frequency, the superharmoinc-coupled QVCO 
gives a better phase noise performance. This coupling mechanism does not require 
the oscillating frequency deviate from the tank resonance frequency where the tank 
impedance is the largest. Moreover, since the qradrature coupling is established by 
means of coupled inductors rather than by transistors, the coupling devices introduce 
no significant extra noise sources. 
In [26], the superharmonic coupling is obtained by using two coupling 
capacitors and additional biasing devices, as shown in figure 3-13. The second 
harmonic appeared at the two common-mode nodes are ac-coupled via capacitor to 
the gate input of the biasing transistors (Mn5, Mn6). Then, the two identical VCOs 
- — -
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are injection locked to each other and their outputs are in quadrature phase with 
differential common-mode signals. 
J — ^ r ^ ^ 
C L L 4 f L L 4 
I： 3 F 3 
^ Cv Cv r T Cv Cv r 
I 丄 � r ~ A 1 / I f ~ 
Vc Vc 
1+ I- Q+ Q-
-J'MHI Mnz'^l P 'Mn3 Mn4 丨“ 
Vc1 y Vc2 
J L, (-1 U 
Vb o ^ ^ — ^ Vb 
Mn5 Mn6 
Figure 3-13 Schematic of capacitive superharmonic-coupled QVCO 
Without using a transformer, QVCO using this topology occupies less chip area 
and more cost effective. However, this configuration is itself a cross-coupled pair and 
is susceptible to self-oscillation. If the closed-loop gain is larger than one, the 
common-mode node in two VCOs will oscillate and modulate the output of QVCO. 
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3.5 Novel QVCO using back-gate superharmonic coupling 
In this section, a novel QVCO topology is proposed based upon super-harmonic 
coupling through the back-gate of the PMOS current source. This circuit offers low 
power, low voltage and high frequency operation with only standard CMOS process. 
Firstly, the working principle of the proposed QVCO is explained. Next, layout 
consideration is discussed due to its importance for high-frequency operation. A 
parallel-coupled QVCO is also implemented for comparison. This chapter is 
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Figure 3-14 The schematic of novel QVCO using back-gate superharmonic coupling 
Figures-14 shows the schematic of the proposed QVCO circuit in CMOS 
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technology. For individual differential oscillator, negative resistance was generated 
from the NMOS cross-coupled pair to compensate for the loss associated with the 
resonant tank. Phase noise performance of the oscillator is mainly determined by the 
quality factor of the spiral inductors. The two MOS varactors control the oscillating 
frequency and hence the tuning range of the VCO. 
To generate quduature output signals, the second harmonic signals were 
extracted from the center of two inductors and inject to the back-gate of the adjacent 
current source (PMOS) through the coupling capacitors. The back-gate/bulk of a 
transistor can be used as a second gate, because the drain current is a function of the 
bulk voltage. In saturation region, 
抓Bs dV,, 
Also, g^V^s and gJ^Gs have the same polarity, so raising the gate voltage 
has the same effect as raising the bulk potential. The coupling capacitors are 
implemented by using the poly-poly capacitance and they occupy much smaller chip 
area than the on-chip transformer. 
- — • 
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3.5.1 Tuning range 
The oscillating frequency of an oscillator depends on the resonance frequency 
of the LC-tank. For tuneable oscillating frequency, the capacitance in the varactor is 
controlled by the control voltage. To tune between f^ax and f — at least a fraction AC 
of the total tank capacitance Ctotal must be variable, such that 
AC ^ 2 ( / _ - / m i J 
Ctotal 0 . 5 ( / m a x + /m i n ) 
The proposed QVCO is designed to cover 4.9GHz to 5.4GHz, and hence the 
required AC/C 脑 / is 19.4%. 
Also, the oscillating frequency can be obtained by the following equation 
/ = ___！__ 
丨 
Assuming inductance value L=2nH, (：_ is 434fF for/讲似=5.4GHz and C臓 is 
527fF for/讲,„=4.9GHz. The total capacitance in LC-tank is composed of varactor and 
the parasitic capacitance of metal connection, cross-coupled pair and the output 
buffer. The required variable capacitance AC of value 93fF is provided by an 
accumulation-mode varactor consisting of eight fingers. The CJCmca of the 
designed varactor is 42fF/155fF, therefore leaving 372fF for the parasitic capacitance 
of metal connection, the cross-coupled pair and the output buffer. 
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3.5.2 Negative gm 
The quality factor of the LC-tank is mainly limited by the spiral inductor. 
Therefore, the parallel resistance in the LC-tank can be expressed by 
Rp=coLQ, 
For example, a 2nH spiral inductor with a Q-factor of 5.7 will have a Rp of 
57a at 5GHz. 
The loss in the LC-tank is compensated by using a cross-coupled pair. In 
order to start the self-oscillation, the value of gm must be fulfilled the following 
condition. 
2a 
=——=lOmS, for a=2 
Rp 
The required gm provided by the cross-coupled pair is given as 
^^ Vas-V, 
With a biasing current of 4mA，threshold voltage of 0.55V and Vgs of 0.66V 
obtained by using DC analysis, the value of g^ can be found equal to 72mS. 
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3.5.3 Phase noise calculation 
The phase noise of the proposed QVCO in 1// region can be estimated by using 
equation (2.9). 
At the frequency offset of IMHz, the phase noise of the QVCO 
丄(A 的 = 
P., U^A J^ 
(2)(2)(1.38xl0"'')(300)f 5x10' V 
=10 log —. — 
(20x10-3)2/2 ((2)(5.7)(1X106)J 
=-搬 dBc / Hz 
The values of devices implemented in proposed QVCO is listed in table 1. 
Mnl-4 Mpl-2 Mbuffer L Cv (max) C_cp 
100/0.35 50/0.35 30/0.35 2nH 155fF 5pF 
Table 1 Component values in the proposed QVCO 
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3.5.4 Coupling coefficient 
Vc1 ^ 了 
Mp1 Mp2 
Vb o y ^ 0 卜 Vb 
QmVgsl ^ r, QmbVbsl / N 
一 一 ^ ^ ^ r d s 〉 Vc1 Vc2 
C | ) 彳 cp . . I i I I 
Vbsl “ 
Vc2 0 -
Figure 3-15 Small-signal model of the biasing transistor 
The coupling of the two differential oscillators is accomplished by injecting the 
second harmonic signal of one oscillator into the common-mode node of another 
oscillator. Based on the small-signal model of the PMOS transistor shown in figure 
3-15, the injected current can be obtained by 
hx = -^clSn^h 
Also, the relationship between the common-mode voltage (Vd) and the 
injected current is 
V - 7 r // ^ds,nmos + Rp 
^c] - '61 'ds,pmox 丨丨 
Hence, 
— — 
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The above expression indicates that the second harmonic at the two 
common-mode nodes (Vd and Vci) are in 180° out-of-phase which lead to quadrature 
phase difference at their outputs. The coupling coefficient between two VCOs is 
；/ ^ds,nmos + Rp 
Smb ^ds,pmos ‘ ^ • 
It is worth to note that self-oscillation may occur when the closed-loop gain 
of two biasing transistors is greater than unity. In order to avoid self-oscillation at the 
common-mode nodes, the following condition should also be fulfilled 
2 = 4 
di,nmos 八 f> ^ds,nmos + 火/? 
2 
In [ 26 ], the gate terminal is used as the injection port for the second harmonics 
and the size of the biasing transistor is limited by the closed-loop gain to avoid the 
self-oscillation. As a result, the current delived by the current source may become too 
small for the cross-coupled pair to provide the required negative resistance. One 
possible solution to avoid undesired self-oscillation is to split the biasing transistor 
into two if a large biasing current is needed. 
Since gmb is smaller than gm, the loop gain is smaller than using the gate as the 
injection port. It provides the flexibility in designing the biasing transistor as the 
coupling transistor for the second harmonics. 
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3.5.5 Low-voltage and low-power design 
In this design, low voltage and low power operation is possible due to the 
absence of series-connected or parallel-connected coupling devices. The PMOS 
transistors in the proposed QVCO serve two functions as current sources and 
super-harmonic coupling transistors, therefore no additional power is needed in this 
method. 
Voltage headroom is one of the important concerns in low-voltage design. 
The bulk terminal of the NMOS cross-coupled pair and the PMOS current source are 
connected to the ground and supply respectively. By using the back-gate of the 
PMOS device, body-effect is minimized without triple-well process for device 
isolation. If a NMOS device is employed, holes are attracted to the substrate 
connection transistor for Vsb > 0，leaving a larger negative charge behind and the 
depletion region becomes wider. Since threshold voltage is a function of the total 
charge in the depletion region because the gate charge must mirror the holes in 
depletion region before an inversion layer is formed. Thus, as bulk voltage drops and 
the depletion region charge increases, VTH also increase. The relationship between 
VSB and VTH is shown in the following equation, 
Vth = VTH, + Viyjl^^ F+VSB\" 
-
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where VTHO is the threshold voltage when VSB = 0, y is the body effect coefficient and 
the value is about 0.3 to 0.4V“之 and VSB is the source-bulk potential difference. A 
smaller threshold voltage can offer more voltage headroom for the output swing and 
therefore, the proposed QVCO may operate as low as IV. 
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3.5.6 Layout Consideration 
The proposed QVCO is fabricated using AMS 0.35|^m CMOS process that 
provides 4 metal layers and 2 poly-silicon layers. Since the circuit operates at around 
5-GHz, many layout issues should be considered carefully. 
3.5.6.1 Symmetrical Layout and parasitics 
• • l l • • _ H I I • • I 
麗•。顧也K^K 
Figure 3-16 The overall layout of the proposed QVCO 
Figure 3-16 shows the overall layout of the proposed QVCO using capacitive 
coupling network. The layout is highly symmetrical for better differential 
performance. The layout of coupling network is also symmetrical to maintain the 
matching of the differential coupling of the second harmonic between the two 
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oscillators. 
The parasitic of the layout caused by the capacitance between metal layer and 
the substrate, especially at the node connecting the spiral inductor, the varactor and 
the cross-coupled pair, could affect the oscillating frequency. The parasitic 
capacitance at this node should be minimized for high frequency operation. As 
illustrated in figure3-17, the varactor, the spiral inductor and the cross-coupled pair 
are placed close together to keep metal layer at minimal length. 
Varactor 
Cross-coupled 籠 
Figure 3-17 Layout of the output node before buffering 
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3.5.6.2 Metal width and number of vias 
Bias current flows through the active and passive components through the metal 
wires. There are maximum current density for different metal layers and the vias 
connecting different metal layers. For example, maximum current density is 
1.6mA/^im for metal 4 layer and 0.6mA/via for via connecting metal 1 and metal 2. 
Wider metal wire and more number of vias should be used for carrying higher 
current, especially for the metal wire connecting voltage supply to the common-node 
between two inductors. 
3.5.6.3 Substrate contact and guard ring 
Substrate contact is added near the on-chip components, especially the active 
devices. The substrate contact keeps the potential of the bulk to ground in order to 
prevent latch-up of transistors. Guard ring is a substrate contact in a closed-loop form. 
It is used to isolate the devices from the substrate noise. Substrate noise is usually 
generated by the digital part. Substrate contact and guard ring used in the circuit are 
shown in figure3-18. 
- — • 
Chapter 3 Fully-integrated CMOS 
Oscillator Design 
m'^ tt'-ii'-M'ii'ttiil Substrate guard ring 
Contact / 
� （b) 
Figure 3-18 (a) Substrate contact (b) guard ring 
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3.5.7 Simulation Results 
The simulation of proposed QVCO is done by using Cadence environment. 
Cadence Design System provides an integrated circuit design environment for circuit 
simulation, layout and parasitic extraction. Post-layout simulation using SpectreRF is 
performed after RC extraction. Bondwire model shown in figure3-19 is added to the 
circuit simulation in order to model the effect of bondwire. 
Figure 3-19 Bondwire model 
3.5.7.1 Frequency and output power 
Figure3-20 shows the output of the proposed QVCO with quadrature-phase 
relationship. The buffered output of the proposed QVCO is terminated with 50Q 
loading in the simulation. The output power and oscillating frequency is simulated 
using Periodic-Static State Analysis. Figure3-21 indicates that the output power is 
about -lOdBm at an oscillating frequency of 5.23GHz. 
g j -
Chapter 3 Fully-integrated CMOS 
Oscillator Design 
Transient Response 
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Figure 3-20 Simulated output waveform of the proposed QVCO 
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Figure 3-21 Simulated output spectrum of the proposed QVCO 
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3.5.7.2 Quadrature signal generation 
The generation of quadrature signal requires that the second harmonic signals of 
two oscillators are in anti-phase. As shown in figure3-22, the anti-phase relationship 
is maintained by the cross-coupled pair through the back-gate of bias transistors. 
Transient Response [ 
VT(7net063.':丨 
1010 ‘： VT('7net064"i 
‘-碰1\1\1\1\1\1\1\1\1\1\1\ 舰 l\l\j\j\j\ 舰 l\j\l\議[\j\j\j\j\j\l\[\ 
9g0‘0m|||||l|l|lllllllllllll|lll|llllllijlll|lllllllllll|lllllllllllllllllllllll|ll 
O f t g l a m i I I I I 
197.20n 197.50n 197.80n 198,10n 198.40n 198.70n 139.00n 
time ( s ) 
Figure 3-22 Simulated second harmonic of the proposed QVCO 
3.5.7.3 Tuning range 
The oscillating frequency ranges from 4.89GHz to 5.39GHz with control 
voltage varies between OV and IV (figure3-23). Tuning range is about 500MHz or 
9.7% of the oscillating frequency. The proposed QVCO is able to use the whole 
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range of the varactor without using control voltage larger than the supply voltage. 
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Figure 3-23 Simulated tuning range of the proposed QVCO 
3.5.7.4 Power consumption 
The simulated power consumption of the proposed QVCO is 3.4mW. New 
coupling mechanism without additional active devices and low supply voltage are the 
main reasons for the small power consumption. The four output buffers consume 
4.9mW in order to drive the external load. 
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3.5.7.5 Phase noise 
The phase noise of the proposed QVCO is simulated using Cadence Pnoise 
analysis. At IMHz frequency offset from a 4.95GHz carrier, the phase noise 
is - l l ldBc/Hz as shown in figure 3-24. The Figure-of-Merit of the proposed QVCO 
can be calculated using equation (3.7) which equals 179dBc/Hz. 
( ( 1 ) 
FoM =mog A ( 3 . 7 ) 
[W) j 
f 495x\0^y 
= 101og ‘ -101og(4)-(-lll) 
\ 1x10' J 
where fc is the oscillation frequency, A/ is the offset frequency from carrier, L{Af) is 
the phase noise at A/, and P is the power consumption. 
- 3 0 . 0 Phase Noise; dBc/Hz. Relative Harmonic = 1 
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Figure 3-24 Simulated phase noise of the proposed QVCO 
Chapter 3 Fully-integrated CMOS 
Oscillator Design 
3.6 Polyphase filter and Single-sideband mixer design 
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Figure 3-25 Schematic of the prototype measuring the IRR 
In order to measure the phase error, a polyphase filter and a single-sideband 
mixer are used to measure the image-rejection ratio (IRR). Another prototype of the 
proposed QVCO is fabricated with on-chip IRR mixer and the baseband polyphase 
filter. A passive single-sideband mixer is composed of four commutating switches 
which up-converts the baseband quadrature signals with a 5-GHz carrier. As shown 
in figure 3-25, these two mixers are shorted together at the outputs to select only one 
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sideband. The mechanism of rejecting one of single-sideband generation starts with a 
baseband signal in quadrature, 
BB-I = Ass sin(c()/,t) (3 .8 ) 
BB-e = A,,cos(cD,t) ( 3 . 9 ) 
where ABB is the amplitude of baseband signal. The LO signals are also in quadrature, 
LO-I = SIN(COJOT) ( 3 . 1 0 ) 
L O - Q = COSICOJOT) ( 3 . 1 1 ) 
After upconversion mixing, the outputs of the mixers become 
A jI 
RF-Q = Aga 丨人 COSi(D,t) • COS{CD,ot) = BB - CD,)t) + COS((^Y,() + co,)t)) 
jI A 
RF-I = Aga人 sm((D,t) • sinicojot)=冊(cos((co,„ - o), )t) - cos({co,^ + )/)) 
where Again is the conversion gain of the mixer. To select single-sideband, the I-Q 
mixer outputs are added together to yield, 
RF = RF-I + RF-Q = A_A拙 cos((出,力-co,)t) 
Theoretically, the unwanted sideband can be completely rejected. However, due 
to the quadrature phase error in LO and IF and the mismatch in mixer, the unwanted 
sideband is not fully suppressed. The ratio between the wanted sideband and 
unwanted sideband can be used indirectly to measure the phase-error associated with 
LO signal, since it is much easier to reduce the mismatch at baseband. Hence, it may 
- • 
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be assumed that the IRR is mainly caused by the phase error in the LO signal. 
BB'I 
LO-I \ LO^  
而 丫 丽 L � • 丨 ^ 
^ I BB-Q 一 
LO-Q 文 LO^ 
Co^ • LO-Q 
Figure 3-26 Schematic of a up-conversion single-sideband mixer 
3.6.1 Polyphase filter 
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Figure 3-27 Schematic of a polyphase filter 
The quadrature baseband signal is generated on-chip by using the polyphase 
“ 12 
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filter shown in figure 3-27 with differential input. At the frequency of 1/RC, the RC 
network shifts Vin—Oo by -45�and Vin_180o by +45� to give, 
V _ o u t = i - 45'' + 45� 
Polyphase filter is narrow-band since it generates the quadrature signals only at 
a frequency of 1/RC. As it is difficult to control value of passive on-chip components 
precisely and hence, hence cascade connection of two or more stages of polyphase 
filter may be needed for wider operating bandwidth. It is worth to note that the 
insertion loss of the polyphase filter is 3dB without output loading. With an output 
loading of 50n at the RF port of the mixer, the insertion loss is much larger than 3dB. 
In this work, a 2-stage polyphase filter is adopted and the center of operating 
frequency is 12MHz. The component values is listed in table2. 
ist stage 2nd stage 
R C R C Mmixer 
3kn 4.5pF 3.5ka 4.5pF 60/0.35 
Table 2 Component values in 2-stage polyphase filter 
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3.6.2 Layout Consideration 
麵 應 酬 
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Figure 3-28 Layout of polyphase filter and SSB passive mixer 
Layout of the polyphase filter and SSB passive mixer is shown in figure 3-28. 
Careful layout is important for the polyphase filter in order to produce quadrature IF 
signal accurately. All resistors and capacitors are laid out in the same orientation. As 
shown in figure 3-26, one of the four interconnections is much longer than the others 
and the number of crossing in four paths are different. Serpentine shape of 
interconnection [ 28 ] is used in order to provide design freedom to equalized 
different length and resistance. By scaling the length in each branch of the serpentine 
shape interconnection, four interconnections can be tuned to be equal in length. 
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used for improved matching but they occupy large chip area. Common-centroid is a 
common way to improve the matching of devices. However, this method complicates 
the interconnection and increases the number of metal crossing. Therefore, the 
polyphase filter is laid out in uncommon-centroid. 
LO signals in quadrature phase drive the gate of the passive mixer. All four 
interconnection between the QVCO output buffer and mixer are equal in length (to 
equalize the parasitics). Also, grounded metal plates are added to ensure equal 
number of crossings. The layout of passive mixer (eight transistors) is highly 
symmetrical to improve the matching. 
3.6.3 Simulation results 
Post-layout simulation is done using the Cadence simulator. Since IRR depends 
on quadrature accuracy of both IF and LO signals, the quadrature signal generated by 
the polyphase filter is first examined. If ideal quadrature LO signal applied to the 
passive mixer, the resulting IRR will reflect the effect caused by the mismatch of 
polyphase filter and mixer. Simulation result shows that the polyphase filter and 
mixer is able to achieve an IRR of 41dB which corresponds to a phase error of 1�. 
Therefore, it can be assumed that the overall IRR is mainly caused by the phase error 
__- — -
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associated with the QVCO. Figure 3-30 indicates that the simulated IRR with 
proposed QVCO is approximately 33dB which corresponds to a phase error of 5�. 
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Figure 3-30 IRR of post-layout simulation with proposed QVCO 
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3.7 Comparison with parallel-coupled QVCO 
m m m m 
/ ^ X � 
yV ；: v f c mmmm 
Figure 3-31 Layout of a parallel-coupled QVCO 
A parallel-coupled QVCO is also simulated and its performance are compared 
with the proposed design. The layout of the parallel-coupled QVCO is given in figure 
3-31. This QVCO is used to compare with proposed QVCO performance. Since the 
parallel-coupled architecture is not able to operate at 5GHz, a 1.8GHz version is 
designed using AMS 0.35|im CMOS technology. In table 3，the two QVCOs are 
compared in terms of operating frequency, power consumption and FoM. 
- ^ 
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Proposed QVCO Parallel-coupled QVCO 
Operating frequency 4.89-5.39 1.62 - 1.82 
(GHz) 
Power consumption 3.4 22.8 
(mW) 
Supply Voltage 1 2 
JV) 
Phase noise @ IMHz -111 -114 
offset (dBc/Hz) 
FoM 179 165 
(dBc/Hz) 
IRR 33 N.A. 
(dB) 
Table 3 Simulated performance of proposed QVCO and parallel-coupled QVCO 
The proposed QVCO exhibits superior performance, in compared to the 
conventional parallel-coupled QVCO, with higher operating frequency, lower power 
consumption and supply voltage. Phase noise of the proposed QVCO is 3dB higher 
than the parallel-coupled QVCO. FoM of the proposed QVCO is 14dB higher than 
the parallel-coupled QVCO. Since there is no on-chip passive mixer and polyphase 
filter implemented with the parallel-coupled QVCO, no information can be obtained 
to compare their quadrature accuracy. 
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Chapter 4 
Experimental results 
Three test circuits (proposed QVCO, QVCO with polyphase filter and SSB 
mixer, and parallel-coupled QVCO) are designed and fabricated using AMS 0.35|im 
4M2P standard CMOS process. Microphotographs of three circuits are given in 
figure4-l，figure4-2 and figure4-3. These circuits are tested using FR4 test fixture. 
They are in form of bare die without package to minimize the parasitic effect of the 
package. Conductive silver epoxy is used to attach the bare die to the evaluation 
board. Bondwire is used to connect the pads of circuit and the evaluation board. The 
parasitic effect of bondwire has been considered in the simulation. 
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Figure 4-1 Microphotograph of the proposed QVCO . — • 
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4.1 Test Fixture 
Test fixture is made of the doubled-sided gold-plated FR4 PCB. The PBC layout 
is shown in figure 4-4，while the bottom layer is used as the ground plane. Vias are 
added to connect the ground made on the top layer and the ground plane. The ground 
pads of the chip is connected to the top ground plane using bondwire. All bondwires 
are kept short to minimize undesirable effect such as supply bounce. 
1 IB  • 
IIIPI 
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Figure 4-4 The layout of PCB for measurement 
DC bias for the circuit is provided by external power supply. Decoupling 
capacitors are used to filter out the supply noise. Filtering of supply noise is 
important for VCO measurement, as the noise in the control voltage may modulate 
82 
Chapter 4 Experimental Results 
the output frequency through the capacitance of the varactor. Similarly, noise in the 
bias voltage may modulates the bias current of the oscillator. Surface-mount 





Figure 4-5 A schematic of bias-T 
RF signal is delivered to the 50Q input of the measurement equipment through a 
bias-T. Bias-T is composed of a RF choke and a DC blocking capacitor shown in 
figure4-5. Bias-T is used to provide bias current for the output buffer and allows the 
oscillator output signal to be coupled to the 50n. It is implemented using 
surface-mount passive components in this test fixture. SMA connectors are used to 
connect the output port of the QVCO to the measuring equipment. 
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4.2 Measurement set-up 
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Figure 4-6 Measurement set-up for the output spectrum and phase noise 
Figure4-6 shows the measurement set-up for output spectrum measurement and 
phase noise measurement. The single-end output of the QVCO is measured and the 
other outputs of QVCO are terminated with a match load. A spectrum analyzer (HP 
8546A ) is used to obtain the output spectrum of the QVCO output. Phase noise is 
measured with Agilent E4448A spectrum analyzer. The DC power supply (HP 
E3620A) is used to provide biasing voltage and biasing current to the DUT. 
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Figure 4-7 Measurement set-up for the image-rejection ratio 
Figure4-7 shows the measurement set-up for image-rejection ratio. A signal 
generator (LeCroy LW420A) is used to generate the differential input signal to the 
polyphase filter. The DC power supply (HP E3620A) is used to provide biasing 
voltage and biasing current to the DUT. Spectrum analyzer (HP 8546A) shows the 
frequency spectrum of IRR at the output port of the upconversion passive mixer. 
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4.3 Measurement results 
4.3.1 Proposed QVCO using back-gate superharmonic 
coupling 
4.3.1.1 Output Spectrum 
NKR 5.0G3E GHz 
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Figure 4-8 Measured output spectrum of proposed QVCO prototype 
Figure4-8 shows the frequency output spectrum of the proposed QVCO 
prototype. The output power is -24dBm at an oscillating frequency of 5.06GHz. The 
output power can be increased by using a larger output buffer or more buffer stages. 
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4.3.1.2 Tuning range 
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Figure 4-9 Measured tuning range of proposed QVCO 
Figure4-9 shows the tuning range of proposed QVCO. The oscillating frequency 
of the proposed QVCO covers 4.47-5.08 for control voltage varying from OV to IV. 
The tuning range is about 12% of the oscillating frequency. Measured oscillating 
frequency is lower than the simulated results by about 300MHz. This 10% frequency 
shift corresponds to parasitic capacitance about 58fF at 5GHz frequency range. This 
small value of capacitance may come from inaccurate device models used in the 
simulation and inaccurate parasitic extraction in layout. A larger tuning range of 
QVCO can be designed to cover this variation. 
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4.3.1.3 Phase noise 
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Figure 4-10 Measured phase noise of proposed QVCO 
The measured phase noise is found (figure 4-10) to be -110.6dBc/Hz at IMHz 
offset from a 4.83GHz carrier. The phase noise is measured at control voltage of 
0.7V where the tuning characteristic is the steepest and the QVCO is most 
susceptible to noise in control voltage. The measured phase noise is IdB higher than 
the simulated result. 
4.3.1.4 Power consumption 
The core of the proposed QVCO draws 4mA from a IV power supply. 
Measured power consumption is 0.6mW higher than the simulation result. 
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4.3.1.5 Image-rejection ratio 
MKRA -EE.0 MHZ 
REF -30.0 dBm AT 10 dB -21.09 dB 
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Figure 4-11 Measured image-rejection ratio 
In this experiment, differential signal of 11 MHz is injected into the input port of 
the polyphase filter. When the QVCO is oscillating at 5.07GHz, the measured 
image-rejection ratio is 21dB as depicted in figure 4-11. The measured 
image-rejection ratio is 12dB lower than the simulation result. It is believed that the 
discrepancy between simulated and measured IRR is caused by the external inductive 
loading. Since the bondwire, the external components and the PCB routing are hard 
to achieve a good matching, it is recommended to use on-chip inductor as load for 
output buffer or not to use output buffer in measuring the IRR. 
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4.3.2 Parallel-coupled QVCO 
4.3.2.1 Output spectrum 
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Figure 4-12 Measured output spectrum of the parallel-coupled QVCO 
The measured output spectrum is given in figure 4-12. The output power 
is -8dBm at an oscillating frequency of 1.63GHz. 
4.3.2.2 Power consumption 
The parallel-coupled QVCO prototype draws 25.5mA from a 2V supply. The 
measured power consumption is 51mW and is 28.2mW larger than the simulation 
result. If the QVCO is forced to operate at a lower current, the two differential VCOs 
will give an unlocked output spectrum. For proper operation, the coupling between 
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two differential VCOs must be increased and hence, more current is drawn by the 
coupling transistors. 
4.3.2.3 Tuning range 
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Figure 4-13 Measured tuning range of the parallel-coupled QVCO 
Figure4-13 depicts the measured tuning range of the parallel-coupled QVCO. 
The oscillating frequency covers 1.63GHz to 1.87GHz with control voltage varying 
from OV to 2V. The tuning range is 120MHz and is about 6.8% of the oscillating 
frequency, 
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4.3.2.4 Phase noise 
Phase Noise 20 ctB/ REF 0 dBc -1H.34 dBc 
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Figure 4-14 Measured phase noise of the parallel-coupled QVCO 
The measured phase noise of the parallel-coupled QVCO is shown in 
figure4-14. The measured phase noise is -114.3dBc/Hz at IMHz offset from a 
1.61GHz carrier and is 0.3dB lower than the simulation result. 
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4.3.3 Comparison between proposed and parallel-coupled 
QVCO 
Proposed QVCO Parallel-coupled QVCO 
Operating frequency 4.47-5.08 1.63-1.87 
(GHz) 
Power consumption 4 51 
(mW) 
Supply Voltage 1 2 
_oo 
Phase noise @ IMHz -110.6 -114.3 
offset (dBc/Hz) 
FoM 179 165 
(dBc/Hz) 
IRR 21 N.A. 
(dB) 
Table 4 Summary of measurement results 
Table 4 shows the comparison between the proposed QVCO using back-gate 
superharmonic coupling and the parallel-coupled QVCO. With the same fabrication 
process, the proposed QVCO can offer a new circuit topology to operate at a much 
higher frequency with lower supply voltage and power consumption Phase noise 
performance of the proposed QVCO is close to (2dB higher) the specification of 
IEEE WLAN 802.11a. The phase noise performance can be improved by increasing 
the power consumption or using a spiral inductor with higher quality factor. 
_ — -
Chapter 4 Experimental Results 
The performance of the proposed QVCO is also compared with the recently 
published works (table 5). Most QVCO designs can only operate below 3GHz which 
is limited by the parasitic capacitance of coupling transistor, particularly for 0.35|im 
CMOS process in which the gate capacitance is too large for high frequency 
operation. The proposed QVCO provides a possible topology for 5GHz operation 
with 0.35|im standard CMOS process. The FoM of proposed QVCO is comparable to 
the recently published works. 
Oscillation Supply Power 
Ref. Frequency (GHz) FoM Voltage (mW) Technology 
(um) 
w ！ 
[23 ] 0.79-0.91 149 3 30 1 
[ 2 4 ] 1.64-1.97 178 2 50 0.35 
[25 ] 4.60-5.20 184 一 2.5 ^ ^ 
[ 2 9 ] 1.05-1.39 174 LS J a ^ 
triple-well 
This 4.47-5.08 179 1 4 ^ 
Work 
Table 5 Comparison between proposed QVCO and recently published works 
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Modern transceiver architectures require quadrature LO signal for performing 
image-rejection, vector modulation and demodulation. Trade-off between different 
design parameters in QVCO for low noise, high operating frequency and low power 
consumption, has become a challenging problem in fully-integrated transceiver 
design. The main objective of this research is to seek for a new QVCO topology with 
high performance. 
In this work, major components in focusing the resonator (varctor and spiral 
inductor) and different phase noise models of oscillators are studied. Design 
techniques for VCO and QVCO are also addressed. A QVCO using a novel 
superharmonic coupling is proposed for high frequency operation. The proposed 
coupling method adopts the back-gate injection to get rid of the coupling transistors 
or transformers. Back-gate of PMOS transistors is used for injection locking between 
two differential oscillators at the second harmonics. Improved phase noise 
performance is resulted with the smaller flicker noise of PMOS transistor having 
lower flicker noise. The proposed design also occupies less chip area than the 
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transformer-based super-harmonic coupling topology. The proposed circuit is 
simulated and fabricated using AMS 0.35)j,m double-poly four-metal standard CMOS 
process. The circuit occupies chip area of 0.5mm x 1.5mm. The measured results 
show that the proposed QVCO covers the frequency range from 4.47GHz to 
5.08GHz. The core of the proposed QVCO draws 4mA from IV supply. The 
proposed QVCO is found to have FoM of 179. 
Phase error is measured by means of image-rejection ratio. Another prototype of 
proposed QVCO is fabricated with on-chip polyphase filter and passive SSB mixer. 
Experimental results show that the image-rejection ratio is 21dB after up-conversion 
to 5GHz frequency range. Also, a parallel-coupled QVCO is fabricated and tested for 
performance comparison. 
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5.2 Future work 
QVCO is often used to generate LO signal for a fully-integrated transceiver. 
However, the output of a standalone QVCO is unstable and cannot meet the stringent 
phase noise requirement for most wireless applications. A solution is to implement a 
PLL-based LO synthesizer. Two critical components in a PLL deisgn are the VCO 
and the prescalar as they operate at the maximum frequency and consumes most 
power. By implementing a prescalar to operate at 5GHz and IV supply voltage, a 
fully-integrated CMOS PLL can then be designed for 5GHz applications. Low-power 
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